VLSI COMPANIES

-

 

Major multinational VLSI companies with presence in India
  1. Intel
  2. Nvidia
  3. Qualcomm
  4. Broadcom
  5. Samsung
  6. Texas Instruments (TI)
  7. Juniper Networks
  8. Analog Devices Inc
  9. Applied Micro Circuits  (Now Macom in 2018)
  10. ST Micro
  11. MediaTek
  12. Microchip
  13. AMD
  14. ARM
  15. IBM
  16. Cisco
  17. On Semiconductors
  18. Altera ->  (Now Intel – 2017)
  19. Xlinix
  20. Microsemi-> Microchip
  21. Applied Materials
  22. Cypress Semiconductor
  23. NXP Semiconductor
  24. GE
  25. Robert Bosch
  26. Imagination Technologies
  27. Infinera
  28. Maxim Integrated Circuits
  29. Rambus

EDA companies related to VLSI – Tools as well as IP designs

  1. Cadence
  2. Mentor Graphics
  3. Synopsys
Other VLSI  Service companies
  1. T & VS( Test and Verification Solutions)
  2. Graphene Semiconductors Graphene
  3. Aceic Design Technologies
  4. Wipro (has a VLSI division)
  5. OpenSilicon
  6. Infosys (has a VLSI division)
  7. HCL Technologies
  8.  Aricent
  9. Synapse Design
  10. WaferSpace
  11. Mirafra Technologies
  12. eInfo Chips
  13. eInfoChips(an arrow company)
  14. MindTree
  15. L&T Infotech
  16. TCS
Other Startups
  1. Home – | Soft Machines
  2. Ineda Systems
  3.  Aquantia Corp – Cisco backed networking startup
  4. NetSpeed Systems | Redefining SoC Design
  5. Soctronics – Hyderabad 
  6. Signal Chip (RF related) SIGNALCHIP
  7. CircuitSutra Technologies
  8. SilabTech
  9. immensa-semiconductors
  10. SiconTech
  11. ChipSpirit
  12. chipontime
  13. chipvidia
  14. onchip technologies
  15. alpha-numero
  16. ceremorphic
Public companies / Govt Organizations
  1. Bharat Electronics Ltd
  2. Defence Research and Development Organization
  3. ISRO – Government of India
  4.  Hindustan Aeronautics Limited
  5. C-DOT – Center for Development of Telematics
  6. BSNL
  7. Central Electronics Limited
  8. Electronics Corporation of India Limited
  9. Bhabha Atomic Research Centre ( BARC )

Comments

Post a Comment

Popular posts from this blog

Weekend VLSI HOME

-
    Weekend VLSI   About Us :  Struggling a lot to enter into the VLSI Industry? We too went through this phase, Trust us and do work hard. If we can get into Industry, YOU TOO CAN . To help you, we come up with this blog. It's in initial phase, We'll keep gathering information and place it in front of you in Simple terms. Also give use some feedbacks or the topics you are interested and want to know further, We'll post on that as well.  VLSI COMPANIES LIST RTL CODING GUIDE LINES RTL coding Guide Lines DIGTIAL ELECTRONICS QUESTIONS   Digital Electronics Questions   RTL DESIGN QUESTIONS RTL Design Questions RTL CODING EXAMPLES Vending Machine With Display options Different ways to Design ROM   6 bit Full adder Using 3 bit Full adder   3 bit Subtractor  Post Divider 4x4 Booth Multiplier 101101 Sequence Detector Falling Edge Detector Rising Edge Detector FIFO Number of one's Detection In Input Prime Number Fibonacci Number 8x8 Vedic M...
Read more

Digital Electronics Questions For VLSI Interview

-
Digital Electronics Questions For VLSI Interview   Which gates are called universal gates? Why? Define: (a) bit (b) nibble (c) byte (d) word What is weighted code? Give example.  Give an example for Non-weighted code .  What is the key feature of Excess-3 code? What is the condition for a weighted code to be self-complementary? Convert the binary number 011101010001 to octal and hexadecimal?How many number of 2 input AND gates are required to generate N I/P AND gate? State De-Morgan’s Laws? If it is given that A & B will not be 1 at the same time, what will be theequivalent logical gate for an XOR gate?  If any of the inputs of an XOR gate are inverted, XOR gate will work as ----- ? Give implementation of XOR using minimum number of NAND gates? Which logical gates can be used as parity generators? Which logical gate can be used to find out whether the two single bit inputs are equal or not?  What is the difference between NAND gate and negative AND gate? XOR...
Read more

stratified event queue in Verilog

-
Image
  stratified event queue in Verilog  1) Active Region  :    Events which occur at the current simulation time and can be executed in any order. These include blocking assignments, continuous assignments, $display commands, evaluation of instance and primitive inputs followed by updates of primitive and instance outputs, and the evaluation of nonblocking RHS expressions. Ex : a=b; 2) Inactive Region:    Events which are processed after the processing of active events. In this queue, #0 delay assignments have been scheduled. Ex : a= #0 b; 3) Nonblocking Region:    Events evaluated during previous simulation time but are assigned at this simulation time after the processing of active and inactive events. It is in this queue where the LHS of nonblocking assignment is updated. Ex : a <=b; 4) Postpone Region:   Events that are processed after all the active, inactive, and nonblocking assigned update events have been processed. This que...
Read more