Different Ways To Design ROM Verilog HDL

-

 ROM is an acronym for Read-Only Memory. It refers to computer memory chips containing permanent or semi-permanent data. ROM is non-volatile; even after you turn off your computer, the contents of ROM will remain. You may see In any ASIC and FPGA designs.





Combinational Block

module ROM_code(data, addr, Enable); parameter width=16; output reg [width-1:0] data; input[3:0] addr; input Enable; reg [width-1:0] ROM[width-1:0]; always @(Enable) begin ROM[0] =16'h2000; ROM[1] =16'h2001; ROM[2] =16'h2002; ROM[3] =16'h2003; ROM[4] =16'h2004;; ROM[5] =16'h2051; ROM[6] =16'h2301; ROM[7] =16'h2061; ROM[8] =16'h9001; ROM[9] =16'h2201; ROM[10]=16'h1001; ROM[11]=16'h2101; ROM[12]=16'h2901; ROM[13]=16'h2050; ROM[14]=16'h2301; ROM[15]=16'h2071; Data=ROM[addr]; end endmodule


Sequential Logic


module ROM_code(data, addr, clk); parameter width=16; output reg [width-1:0] data; input[3:0] addr; input clk; reg [width-1:0] ROM[width-1:0]; always @(posedge clk) begin ROM[0] <=16'h2000; ROM[1] <=16'h2001; ROM[2] <=16'h2002; ROM[3] <=16'h2003; ROM[4] <=16'h2004;; ROM[5] <=16'h2051; ROM[6] <=16'h2301; ROM[7] <=16'h2061; ROM[8] <=16'h9001; ROM[9] <=16'h2201; ROM[10]<=16'h1001; ROM[11]<=16'h2101; ROM[12]<=16'h2901; ROM[13]<=16'h2050; ROM[14]<=16'h2301; ROM[15]<=16'h2071; Data<=ROM[addr]; end endmodule



$readmemb


module ROM_code(data, addr, clk); parameter width=8; output reg [width-1:0] data; input[3:0] addr; input clk; reg [width-1:0] ROM[width-1:0]; initial $readmemb("Mem.mem", ROM); always @(posedge clk) begin data=ROM[addr]; end endmodule


In Design we need to create Memory file then its saved with .mem extension .
Above Memory file name is Mem so It saved as Mem.mem.






We can use $readmemh also, for that you need to give Hexadecimal values in Memory file.


Case Statement


module ROM_code(data, addr); parameter width=16; output [width-1:0] data; input[2:0] addr; always@(addr) begin case(addr) 'd0: data=16'd1; 'd1: data=16'd2; 'd2: data=16'd3; 'd3: data=16'd4; 'd4: data=16'd5; 'd5: data=16'd6; 'd6: data=16'd7; 'd7: data=16'd8; default: data=16'd0; endcase end endmodule


assign


module ROM_code(data, addr, Enable); parameter width=16; output [width-1:0] data; input[3:0] addr; input Enable; reg [width-1:0] ROM[6:0]; always @(Enable) begin ROM[0] =16'h2000; ROM[1] =16'h2001; ROM[2] =16'h2002; ROM[3] =16'h2003; ROM[4] =16'h2004;; ROM[5] =16'h2051; ROM[6] =16'h2301; end assign Data=ROM[addr]; endmodule





Comments

Post a Comment

Popular posts from this blog

Weekend VLSI HOME

-
    Weekend VLSI   About Us :  Struggling a lot to enter into the VLSI Industry? We too went through this phase, Trust us and do work hard. If we can get into Industry, YOU TOO CAN . To help you, we come up with this blog. It's in initial phase, We'll keep gathering information and place it in front of you in Simple terms. Also give use some feedbacks or the topics you are interested and want to know further, We'll post on that as well.  VLSI COMPANIES LIST RTL CODING GUIDE LINES RTL coding Guide Lines DIGTIAL ELECTRONICS QUESTIONS   Digital Electronics Questions   RTL DESIGN QUESTIONS RTL Design Questions RTL CODING EXAMPLES Vending Machine With Display options Different ways to Design ROM   6 bit Full adder Using 3 bit Full adder   3 bit Subtractor  Post Divider 4x4 Booth Multiplier 101101 Sequence Detector Falling Edge Detector Rising Edge Detector FIFO Number of one's Detection In Input Prime Number Fibonacci Number 8x8 Vedic Multiplier Rational Clock Division   Di
Read more

Digital Electronics Questions For VLSI Interview

-
Digital Electronics Questions For VLSI Interview   Which gates are called universal gates? Why? Define: (a) bit (b) nibble (c) byte (d) word What is weighted code? Give example.  Give an example for Non-weighted code .  What is the key feature of Excess-3 code? What is the condition for a weighted code to be self-complementary? Convert the binary number 011101010001 to octal and hexadecimal?How many number of 2 input AND gates are required to generate N I/P AND gate? State De-Morgan’s Laws? If it is given that A & B will not be 1 at the same time, what will be theequivalent logical gate for an XOR gate?  If any of the inputs of an XOR gate are inverted, XOR gate will work as ----- ? Give implementation of XOR using minimum number of NAND gates? Which logical gates can be used as parity generators? Which logical gate can be used to find out whether the two single bit inputs are equal or not?  What is the difference between NAND gate and negative AND gate? XOR gate can be used as eve
Read more

VLSI COMPANIES

-
  Major multinational VLSI companies with presence in India Intel Nvidia Qualcomm Broadcom Samsung Texas Instruments (TI) Juniper Networks Analog Devices Inc Applied Micro Circuits  (Now Macom in 2018) ST Micro MediaTek Microchip AMD ARM IBM Cisco On Semiconductors Altera ->  (Now Intel – 2017) Xlinix Microsemi->  Microchip Applied Materials Cypress Semiconductor NXP Semiconductor GE Robert Bosch Imagination Technologies Infinera Maxim Integrated Circuits Rambus EDA companies related to VLSI – Tools as well as IP designs Cadence Mentor Graphics Synopsys Other VLSI  Service companies T & VS( Test and Verification S olutions) Graphene Semiconductors  Graphene Aceic Design Technologies Wipro (has a VLSI division) OpenSilicon Infosys (has a VLSI division) HCL Technologies  Aricent Synapse Design WaferSpace Mirafra Technologies eInfo Chips eInfoChips(an arrow company) MindTree L&T Infotech TCS Other Startups Home – | Soft Machines Ineda Systems  Aquantia Corp  – Cisco backed n
Read more