Search This Blog

Weekend VLSI

ASIC and FPGA Flow Synopsis

Get link
Facebook
X
Pinterest
Email
Other Apps

- December 28, 2021

Get link
Facebook
X
Pinterest
Email
Other Apps

Comments

stratified event queue in Verilog

- February 26, 2022

stratified event queue in Verilog 1) Active Region : Events which occur at the current simulation time and can be executed in any order. These include blocking assignments, continuous assignments, $display commands, evaluation of instance and primitive inputs followed by updates of primitive and instance outputs, and the evaluation of nonblocking RHS expressions. Ex : a=b; 2) Inactive Region: Events which are processed after the processing of active events. In this queue, #0 delay assignments have been scheduled. Ex : a= #0 b; 3) Nonblocking Region: Events evaluated during previous simulation time but are assigned at this simulation time after the processing of active and inactive events. It is in this queue where the LHS of nonblocking assignment is updated. Ex : a <=b; 4) Postpone Region: Events that are processed after all the active, inactive, and nonblocking assigned update events have been processed. This que...

Different Ways To Design ROM Verilog HDL

- November 18, 2021

ROM is an acronym for Read-Only Memory. It refers to computer memory chips containing permanent or semi-permanent data. ROM is non-volatile; even after you turn off your computer, the contents of ROM will remain. You may see In any ASIC and FPGA designs. Combinational Block module ROM_code(data, addr, Enable); parameter width=16; output reg [width-1:0] data; input[3:0] addr; input Enable; reg [width-1:0] ROM[width-1:0]; always @(Enable) begin ROM[0] =16'h2000; ROM[1] =16'h2001; ROM[2] =16'h2002; ROM[3] =16'h2003; ROM[4] =16'h2004;; ROM[5] =16'h2051; ROM[6] =16'h2301; ROM[7] =16'h2061; ROM[8] =16'h9001; ROM[9] =16'h2201; ROM[10]=16'h1001; ROM[11]=16'h2101; ROM[12]=16'h2901; ROM[13]=16'h2050; ROM[14]=16'h2301; ROM[15]=16'h2071; Data=ROM[addr]; end endmodule Sequential Logic module ROM_code(data, addr, clk); parameter width=16; output reg [width-1:0] data; input[3:0] addr; input clk; reg [width-1:0] ROM[width-1:0]; a...

Vending machine Code With Display Options

- November 19, 2021

Vending machine Top Module : module vending_machine_top (input clk, input rst, input coin_valid, input [2:0] coin, output cup_f, output [375:0] Display_out, output [5:0] bal ...

Labels

$readmemb example
$readmemh example
8X3 Priority Encoder
Booth Multiplier Verilog code
careers in vlsi
Coffee Vending Machine Verilog code
Digital Electronics Questions
Edge Detector Verilog code
Falling Edge Detector Verilog code
Fibonacci number

FIFO RTL code
FIFO Verilog Code.
Full Adder design Using Verilog
Full Adder design Using Verilog HDL
Full Adder RTL design
Milk Vending Machine Verilog code
Number of one's Detection Using Verilog HDL
Pattern Detector
Post Divider
Post Divider RTL code
Prime Number Detection
Ripple carry adder
Rising Edge Dector verilog code
RLT Design Questions
ROM Design Using assign Statement
ROM Design Using Case Statement
ROM HDL code
ROM Memory design in Verilog
ROM RTL Design
ROM Verilog Code
RTL Codes
RTL coding Guide Lines
Sequence Detector
Subtractor RTL design
Subtractor design using Verilog HDL
Tea Vending Machine Verilog code
Vedic Multiplier
Vending Machine Verilog code
Verilog 1 bit Subtractor
Verilog 3bit Subtractor
Verilog Code
Verilog Codes
Verilog Coding Guide Lines
Verilog examples
verilog Interview quetions
Verilog Subtractor code
VLSI Digital Electronics Questions

Show more Show less